Stanford Root

Schedule

Stanford Root

Schedule

EE 392C

Differentiated Memory Systems

UNITS:3
GRADING:Letter or Credit/No Credit
LEVEL:Graduate
GER:—

Memory is the major bottleneck in computers today. EE 20 years ago, the practical limits of clock speeds forced processors to move to multicore. The bandwidth and capacity limits of low-latency, random-access memory are catalyzing a similarly large shift towards a heterogeneous collection of different memory technologies, optimized for different uses. These Differentiated Memory Systems will require us to revisit and re-examine computing at all levels, from the design of new memory technologies to high-level algorithms. This course is a research seminar that seeks to answer the following three questions: (1) what new memory technologies will we need, how do we compose them in systems, and what caching and consistency mechanisms do they need? (2) how will low-level software present heterogeneous memories to applications and manage them as a resource? (3) how can applications and algorithms guide the composition of heterogeneous memories, and how will they evolve to best use them? Students will read and discuss published research papers and complete an original research project. Open to PhD and masters students as well as advanced undergraduate students.

Syllabus not available for this section

Sections

0 Terms
No sections available.

EE 392C: Differentiated Memory Systems

3 units · Letter or Credit/No Credit

Memory is the major bottleneck in computers today. 20 years ago, the practical limits of clock speeds forced processors to move to multicore. The bandwidth and capacity limits of low-latency, random-access memory are catalyzing a similarly large shift towards a heterogeneous collection of different memory technologies, optimized for different uses. These Differentiated Memory Systems will require us to revisit and re-examine computing at all levels, from the design of new memory technologies to high-level algorithms. This course is a research seminar that seeks to answer the following three questions: (1) what new memory technologies will we need, how do we compose them in systems, and what caching and consistency mechanisms do they need? (2) how will low-level software present heterogeneous memories to applications and manage them as a resource? (3) how can applications and algorithms guide the composition of heterogeneous memories, and how will they evolve to best use them? Students will read and discuss published research papers and complete an original research project. Open to PhD and masters students as well as advanced undergraduate students.

More EE courses

  • EE 381: Sensorimotor Learning for Embodied Agents (CS 381)
  • EE 383: Reinforcement Learning: Behaviors and Applications (MS&E 235B)
  • EE 384A: Internet Switching and Routing Protocols
  • EE 384S: Performance Engineering of Computer Systems & Networks
  • EE 390: Special Studies or Projects in Electrical Engineering
  • EE 391: Special Studies and Reports in Electrical Engineering
  • EE 392D: Wireless and Mobile Sensing Systems
  • EE 400: Thesis and Thesis Research
  • EE 402A: Topics in International Technology Management (EALC 402A, EASTASN 402A, MATSCI 402A)
  • EE 402T: Entrepreneurship in Asian High Tech Industries (EALC 402T, EASTASN 402T, MATSCI 402T)
  • EE 801: TGR Project
  • EE 802: TGR Dissertation

All EE courses · All departments